library verilog;
use verilog.vl_types.all;
entity PIE_decoder_tb is
    generic(
        half_cycle      : integer := 1
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of half_cycle : constant is 1;
end PIE_decoder_tb;
